Refine Search

Search Results -

Term	Documents
(20 AND 2).PGPB,USPT.	6
(L2 AND L20).PGPB,USPT.	6

Database:
US Pre-Grant Publication Full-Text Database
US Patents Full-Text Database
US OCR Full-Text Database
EPO Abstracts Database
JPO Abstracts Database
Derwent World Patents Index
IBM Technical Disclosure Bulletins

Search: L22

Refine Search | Recall Text | Clear | Interrupt

Search History

DATE: Wednesday, November 08, 2006 **Purge Queries** Printable Copy Create Case

Set Name side by side	Query	Hit Count	Set Name result set
DB=PGPB,USPT; PLUR=YES; OP=OR			
L22	l2 and l20	6	L22
L21	l2 and l18	15	L21
L20	(711/131,132)[CCLS]	351	L20
L19	(711/131-173)![CCLS]	19017	L19
L18	(711/131-173)[CCLS]	19017	L18
L17	L13 and l2	88	L17
L16	L15 and l2	12	L16
L15	L14 and l2	12	L15
L14	(712/200-203, 225,227)[CCLS]	793	L14
L13	(712/2-300)[CCLS]	12758	L13
DB=PGPB,USPT,USOC,EPAB,JPAB,DWPI,TDBD; PLUR=YES; OP=OR			

L12	(macro$1 or macroinstruction$1) near3 (push$4 or pop$4)	171	L12
L11	(macro$1 or macroinstruction$1) near15 (push$4 or pop$4) near12 tempor$5	0	L11
L10	L9 not l5	12	L10
L9	L8 near25 register$1	16	L9
L8	(macro$1 or macroinstruction$1) near3 (push$4 or pop$4)	171	L8
L7	L6 not l5	1	L7
L6	(macro$1 or macroinstruction$1) near25 (push$4 or pop$4) near15 (mov$3 or transfer$4) near25 register$1	8	L6
L5	(macro$1 or macroinstruction$1) near15 (push$4 or pop$4) near15 (mov$3 or transfer$4) near15 register$1	7	L5
L4	(macro$1 or macroinstruction$1) near12 (push$4 or pop$4) near15 (mov$3 or transfer$4) near12 register$1	7	L4
L3	(macro$1 or macroinstruction$1) near6 (push$4 or pop$4) near15 (mov$3 or transfer$4) near12 register$1	7	L3
L2	(macro$1 or macroinstruction$1) near6 (push$4 or pop$4 or move)	918	L2
L1	(macro$1 or macroinstruction$1) near15 (push$4 or pop$4 or move)	1336	L1

END OF SEARCH HISTORY

Google Scholar BETA Search Advanced Scholar Search Scholar Preferences Scholar Help

Scholar **All articles** Recent articles Results **1 - 10** of about **1,690** for **macro push pop single register mem**

All Results
E CLARKE
B Holmer
J Stichnoth
I Piumarta
D LONG

[PS] Realization of PRAMs: Processor Design - group of 5 »
J Keller, WJ Paul, D Scheerer - Proc. WDAG94, 8th Int. Workshop on Distributed Algorithms, ..., 1994 - pv.fernuni-hagen.de
... Push and **pop** instructions allow **...** Therefore the **register** RAM's have to be either dual{ported or one has to use two **single**{ port RAM's and partition the **...**
Cited by 21 - Related Articles - View as HTML - Web Search - BL Direct

Fast Prolog with an extended general purpose architecture - group of 8 »
BK Holmer, B Sano, M Carlton, P Van Roy, R Haygood ... - Computer Architecture, 1990. Proceedings. 17th Annual ..., 1990 - ieeexplore.ieee.org
... should be able to handle tagged data items as **single** entities, with no **...** Then we present the architecture's **register** structure and **memory** interface. **...**
Cited by 33 - Related Articles - Web Search

Support for garbage collection at every instruction in a Java compiler - group of 2 »
JM Stichnoth, GY Lueh, M Cierniak - Proceedings of the ACM SIGPLAN 1999 conference on ..., 1999 - portal.acm.org
... bit to indicate whether it is a **single** instruction (and **...** pointer, it is because of a **push**, **pop**, or call **...** we must record the number of **macro**-instruction records **...**
Cited by 35 - Related Articles - Web Search - BL Direct

CalmRISC TM-32: a 32-bit low-power MCU core - group of 7 »
S Cho, S Park, S Kim, Y Kim, SW Jeong, BY Chung, ... - ASICs, 2000. AP-ASIC 2000. Proceedings of the Second IEEE ..., 2000 - ieeexplore.ieee.org
... pushq and popq are used to **push** or **pop** four registers in sequence **...** In our first prototype
implementation, these datapath **macro** blocks were compiled, and all the **...**
Cited by 5 - Related Articles - Web Search

A Language for Compositional Specification and Verification of Finite State Hardware Controllers - group of 4 »
EM CLARKE JR, DE LONG - ieeexplore.ieee.org
Page 1 PROCEEDINGS OF tHE EEL. VOL. 79. NO, 9, SEPTEMBER 1991 t283 A Language for Compositional Specification and Verification of **...**
Cited by 36 - Related Articles - Web Search - Library Search

RISCs vs. CISCs for Prolog: a case study
G Borriello, AR Cherenson, PB Danzig, MN Nelson - ACM SIGPLAN Notices, 1987 - portal.acm.org
... ten SPUR local registers are used as temporaries by the **macro**-expansion code. **...** better performance than the PLM for programs that **push** and **pop** choice points **...**
Cited by 8 - Related Articles - Web Search

[PS] Design and analysis of hardware for high-performance Prolog - group of 7 »
BK Holmer, B Sano, M Carlton, P Van Roy, AM ... - Journal of Logic Programming, 1996 - info.ucl.ac.be

... load and store of immediates, **single**-cycle double-word load and store, and **push** and **pop memory** operations. ... A double-word store or **push** is **single**-cycle (stdc ...
Cited by 3 - Related Articles - View as HTML - Web Search - BL Direct

A minimal CISC
DW Jones - ACM SIGARCH Computer Architecture News, 1988 - portal.acm.org
... **MACRO** PUSHO CODE DUP CODE DUP CODE SUB ENDMAC ... **PUSH** ptr ; ptr CODE DUP ; ptr CODE
LOAD ; ptr PUSHO ; ptr ... CODE ONE ; ptr CODE SUB ; ptr CODE SUB ; ptr CODE **POP** ; ...
Cited by 2 - Related Articles - Web Search

An analysis of 8086 instruction set usage in MS DOS programs - group of 2 »
TL Adams, RE Zimmerman - Proceedings of the third international conference on ..., 1989 - portal.acm.org
... 7) Microsoft@ **Macro** Assembler, Version 5.0. ... DOS execute child process function after **single**-stepping had ... Data transfer includes move, **push**, **pop**, load effective ...
Cited by 13 - Related Articles - Web Search

Using a Java Optimized Processor in a Real World Application - group of 3 »
M Schoeberl - Proceedings of the First Workshop on Intelligent Solutions ... - jopdesign.com
... respect to stack manipulation in **pop** or **push**: **Pop** instructions reduce ... operand or for stack spill on **push** instructions and ... a reset signal to a 32 **macro**-cell PLD ...
Cited by 5 - Related Articles - View as HTML - Web Search

Goooooooooogle ▶
Result Page: 1 2 3 4 5 6 7 8 9 10 **Next**

Results for "(((macro*, macroinstruction*) <and> (push* or pop*) <and> (cop*, transfer*, mov*) and..."

e-mail

Your search matched **28** of **1430374** documents.

A maximum of **100** results are displayed, **25** to a page, sorted by **Relevance** in **Descending** order.

» Search Options

View Session History

New Search

Modify Search

(((macro*, macroinstruction*) <and> (push* or pop*) <and> (cop*, transfer*, mov*) a Search >

Check to search only within this results set

Display Format: Citation Citation & Abstract

» Key

IEEE JNL	IEEE Journal or Magazine
IEE JNL	IEE Journal or Magazine
IEEE CNF	IEEE Conference Proceeding
IEE CNF	IEE Conference Proceeding
IEEE STD	IEEE Standard

view selected items Select All Deselect All

1. **Cycle-accurate macro-models for RT-level power analysis**
   Qing Wu; Qinru Qiu; Pedram, M.; Chih-Shun Ding;
   Very Large Scale Integration (VLSI) Systems, IEEE Transactions on
   Volume 6, Issue 4, Dec. 1998 Page(s):520 - 528
   Digital Object Identifier 10.1109/92.736123
   AbstractPlus | References | Full Text: PDF(232 KB) IEEE JNL
   Rights and Permissions

2. **A hybrid energy-estimation technique for extensible processors**
   Fei, Y.; Ravi, S.; Raghunathan, A.; Jha, N.K.;
   Computer-Aided Design of Integrated Circuits and Systems, IEEE Transactions on
   Volume 23, Issue 5, May 2004 Page(s):652 - 664
   Digital Object Identifier 10.1109/TCAD.2004.826546
   AbstractPlus | References | Full Text: PDF(704 KB) IEEE JNL
   Rights and Permissions

3. **Iterative finite element deformable model for nonrigid coregistration of multimodal breast in**
   Krol, A.; Unlu, M.Z.; Magri, A.; Lipson, E.; Coman, I.L.; Mandel, J.A.; Baum, K.G.; Feiglin, D.H.;
   Biomedical Imaging: Macro to Nano, 2006. 3rd IEEE International Symposium on
   6-9 April 2006 Page(s):852 - 855
   Digital Object Identifier 10.1109/ISBI.2006.1625052
   AbstractPlus | Full Text: PDF(621 KB) IEEE CNF
   Rights and Permissions

4. **Coherent Network Interfaces for Fine-Grain Communication**
   Hill, M.D.; Falsafi, B.; Wood, D.A.; Mukherjee, S.S.;
   Computer Architecture, 1996 23rd Annual International Symposium on
   22-24 May 1996 Page(s):247 - 247
   Digital Object Identifier 10.1109/ISCA.1996.10009
   AbstractPlus | Full Text: PDF(1304 KB) IEEE CNF
   Rights and Permissions

5. **Power optimization of digital IP macrocells for embedded control systems**
   Saponara, S.; Fanucci, L.; Morello, A.J.;
   Industrial Technology, 2004. IEEE ICIT '04. 2004 IEEE International Conference on
   Volume 3, 8-10 Dec. 2004 Page(s):1617 - 1620 Vol. 3
   Digital Object Identifier 10.1109/ICIT.2004.1490809

AbstractPlus | Full Text: PDF(267 KB) IEEE CNF
Rights and Permissions

6. **MPEG video error concealment for ATM networks**
Tsai, A.; Wilder, J.;
Acoustics, Speech, and Signal Processing, 1996. ICASSP-96. Conference Proceedings., 1996 IEE Conference on
Volume 4, 7-10 May 1996 Page(s):2002 - 2008 vol. 4
Digital Object Identifier 10.1109/ICASSP.1996.544847
AbstractPlus | Full Text: PDF(348 KB) IEEE CNF
Rights and Permissions

7. **Power estimation for cycle-accurate functional descriptions of hardware**
Lin Zhong; Ravi, S.; Raghunathan, A.; Jha, N.K.;
Computer Aided Design, 2004. ICCAD-2004. IEEE/ACM International Conference on
7-11 Nov. 2004 Page(s):668 - 675
AbstractPlus | Full Text: PDF(987 KB) IEEE CNF
Rights and Permissions

8. **A high-speed transceiver architecture implementable as synthesizable IP core**
Wortmann, A.; Simon, S.; Muller, M.;
Design, Automation and Test in Europe Conference and Exhibition, 2004. Proceedings
Volume 3, 16-20 Feb. 2004 Page(s):46 - 51 Vol.3
Digital Object Identifier 10.1109/DATE.2004.1269197
AbstractPlus | Full Text: PDF(561 KB) IEEE CNF
Rights and Permissions

9. **Virtual reality and speech recognition applying to signal analysis tutor**
Aviles-Cruz, C.; Reyes-Ayala, M.; Andrade-Gonzalez, E.A.;
Computers in Education, 2002. Proceedings. International Conference on
3-6 Dec. 2002 Page(s):828 - 832 vol.1
Digital Object Identifier 10.1109/CIE.2002.1186085
AbstractPlus | Full Text: PDF(301 KB) IEEE CNF
Rights and Permissions

10. **Net clustering based macrocell placement**
Alupoaei, S.; Katkoori, S.;
Design Automation Conference, 2002. Proceedings of ASP-DAC 2002. 7th Asia and South Pacific International Conference on VLSI Design. Proceedings.
7-11 Jan. 2002 Page(s):399 - 404
Digital Object Identifier 10.1109/ASPDAC.2002.994954
AbstractPlus | Full Text: PDF(328 KB) IEEE CNF
Rights and Permissions

11. **Fast characterization of RTL power macromodels**
Anton, M.; Colonescu, I.; Macii, E.; Poncino, M.;
Electronics, Circuits and Systems, 2001. ICECS 2001. The 8th IEEE International Conference on
Volume 3, 2-5 Sept. 2001 Page(s):1591 - 1594 vol.3
Digital Object Identifier 10.1109/ICECS.2001.957521
AbstractPlus | Full Text: PDF(360 KB) IEEE CNF
Rights and Permissions

12. **A register-transfer-level fault simulator for permanent and transient faults in embedded proc**
Rousselle, C.; Pflanz, M.; Behling, A.; Mohaupt, T.; Vierhaus, H.T.;
Design, Automation and Test in Europe, 2001. Conference and Exhibition 2001. Proceedings
13-16 March 2001 Page(s):811
Digital Object Identifier 10.1109/DATE.2001.915148
AbstractPlus | Full Text: PDF(72 KB) IEEE CNF
Rights and Permissions

13. **Application specific macro based synthesis**
Sundararaman, S.; Govindarajan, S.; Vemuri, R.;
VLSI Design, 2001. Fourteenth International Conference on
3-7 Jan. 2001 Page(s):317 - 324
Digital Object Identifier 10.1109/ICVD.2001.902679
AbstractPlus | Full Text: PDF(588 KB) IEEE CNF
Rights and Permissions

14. **Design validation of .18 µm 1 GHz cache and register arrays**
Malone, D.; Bunce, P.; DellaPietro, J.; Davis, J.; Dawson, J.; Knips, T.; Plass, D.; Pritzlaff, P.; Reye
Custom Integrated Circuits Conference, 2000. CICC. Proceedings of the IEEE 2000
21-24 May 2000 Page(s):295 - 298
Digital Object Identifier 10.1109/CICC.2000.852670
AbstractPlus | Full Text: PDF(300 KB) IEEE CNF
Rights and Permissions

15. **Design validation of .18 µm 1 GHz cache and register arrays**
Malone, D.;
Memory Technology, Design and Testing, 1999. Records of the 1999 IEEE International Workshop
9-10 Aug. 1999 Page(s):54 - 60
Digital Object Identifier 10.1109/MTDT.1999.782684
AbstractPlus | Full Text: PDF(104 KB) IEEE CNF
Rights and Permissions

16. **Macro-based hardware compilation of Java™ bytecodes into a dynamic reconfigurable com**
Cardoso, J.M.P.; Neto, H.C.;
Field-Programmable Custom Computing Machines, 1999. FCCM '99. Proceedings. Seventh Annua
21-23 April 1999 Page(s):2 - 11
Digital Object Identifier 10.1109/FPGA.1999.803662
AbstractPlus | Full Text: PDF(812 KB) IEEE CNF
Rights and Permissions

17. **Energy-per-cycle estimation at RTL**
Gupta, S.; Najm, F.N.;
Low Power Electronics and Design, 1999. Proceedings. 1999 International Symposium on
1999 Page(s):121 - 126
AbstractPlus | Full Text: PDF(448 KB) IEEE CNF
Rights and Permissions

18. **An enhanced floating point coprocessor for embedded signal processing and graphics appl**
Hinds, C.N.;
Signals, Systems, and Computers, 1999. Conference Record of the Thirty-Third Asilomar Conferer
Volume 1, 24-27 Oct. 1999 Page(s):147 - 151 vol.1
Digital Object Identifier 10.1109/ACSSC.1999.832312
AbstractPlus | Full Text: PDF(352 KB) IEEE CNF
Rights and Permissions

19. **Agent Middleware for Heterogeneous Scientific Simulations**
Shirun Ho; Itoh, S.; Ihara, S.; Schlichting, R.D.;
Supercomputing, 1998. SC98. IEEE/ACM Conference on
07-13 Nov. 1998 Page(s):15 - 15
Digital Object Identifier 10.1109/SC.1998.10014
AbstractPlus | Full Text: PDF(384 KB) IEEE CNF
Rights and Permissions

20. **Re-inventing the DRAM for embedded use: a compiled, wide-databus DRAM macrocell with low power**

Foss, R.C.; Wu, J.; Benzreba, J.; Valcourt, G.; Vlasenko, P.; Wang, Y.; Gillingham, P.;
Custom Integrated Circuits Conference, 1998., Proceedings of the IEEE 1998
11-14 May 1998 Page(s):283 - 286
Digital Object Identifier 10.1109/CICC.1998.694981

AbstractPlus | Full Text: PDF(440 KB) IEEE CNF
Rights and Permissions

21. **Cycle-accurate macro-models for RT-level power analysis**
Qinru Qiu; Qing Wu; Pedram, M.; Chih-Shun Ding;
Low Power Electronics and Design, 1997. Proceedings., 1997 International Symposium on
18-20 Aug 1997 Page(s):125 - 130

AbstractPlus | Full Text: PDF(540 KB) IEEE CNF
Rights and Permissions

22. **A symbolic simulation-based ANSI/IEEE Std 1149.1 compliance checker and BSDL generato**
Singh, H.; Patankar, G.; Beausang, J.;
Test Conference, 1997. Proceedings., International
1-6 Nov. 1997 Page(s):256 - 264
Digital Object Identifier 10.1109/TEST.1997.639621

AbstractPlus | Full Text: PDF(600 KB) IEEE CNF
Rights and Permissions

23. **Fast prototyping of an ASIC for ATM application using a synthesizable VHDL flexible library**
Claretto, S.; Filippi, E.; Montanaro, A.; Paolini, M.; Turolla, M.;
VHDL International Users' Forum, 1997. Proceedings
19-22 Oct. 1997 Page(s):88 - 94
Digital Object Identifier 10.1109/VIUF.1997.623935

AbstractPlus | Full Text: PDF(588 KB) IEEE CNF
Rights and Permissions

24. **A performance-driven macro-block placer for architectural evaluation of ASIC designs**
Mori, Y.; Moshnyaga, V.G.; Onodera, H.; Tamaru, K.;
ASIC Conference and Exhibit, 1995., Proceedings of the Eighth Annual IEEE International
18-22 Sept. 1995 Page(s):233 - 236
Digital Object Identifier 10.1109/ASIC.1995.580721

AbstractPlus | Full Text: PDF(388 KB) IEEE CNF
Rights and Permissions

25. **A case study of functional design using functional simulation and logic synthesis**
Takei, T.; Sekine, M.; Nishi, H.; Kitahara, T.; Masuda, A.;
ASIC Seminar and Exhibit, 1989. Proceedings., Second Annual IEEE
25-28 Sept. 1989 Page(s):P2 - 1/1-4
Digital Object Identifier 10.1109/ASIC.1989.123178

AbstractPlus | Full Text: PDF(352 KB) IEEE CNF
Rights and Permissions

Results for "(((macro*, macroinstruction*) <and> (push* or pop*) <and> (cop*, transfer*, mov*) and..."

e-mail

Your search matched **28** of **1430374** documents.

A maximum of **28** results are displayed, **25** to a page, sorted by **Relevance** in **Descending** order.

» Search Options

View Session History

New Search

Modify Search

(((macro*, macroinstruction*) <and> (push* or pop*) <and> (cop*, transfer*, mov*) a Search

Check to search only within this results set

Display Format: Citation Citation & Abstract

» Key

	Indicates full text access
IEEE JNL	IEEE Journal or Magazine
IEE JNL	IEE Journal or Magazine
IEEE CNF	IEEE Conference Proceeding
IEE CNF	IEE Conference Proceeding
IEEE STD	IEEE Standard

view selected items Select All Deselect All

26. Parallel processing of near fine grain tasks using static scheduling on OSCAR (optimally sc multiprocessor)

Kasahara, H.; Honda, H.; Narita, S.;

Supercomputing '90. Proceedings of

12-16 Nov. 1990 Page(s):856 - 864

Digital Object Identifier 10.1109/SUPERC.1990.130111

Abstract | Full Text: PDF(764 KB) IEEE CNF

Rights and Permissions

27. Complete self-test architecture for a coprocessor [cryptography]

Schwair, T.M.; Ritter, H.C.;

Test Conference, 1990. Proceedings., International

10-14 Sept. 1990 Page(s):886 - 890

Digital Object Identifier 10.1109/TEST.1990.114107

Abstract | Full Text: PDF(420 KB) IEEE CNF

Rights and Permissions

28. A 3.5 ns, 1 Watt, ECL register file

Horowitz, M.; Slamowitz, M.; Rose, B.; Johnson, M.;

Solid-State Circuits Conference, 1990. Digest of Technical Papers. 37th ISSCC., 1990 IEEE Intern

14-16 Feb. 1990 Page(s):68 - 69, 267

Digital Object Identifier 10.1109/ISSCC.1990.110133

Abstract | Full Text: PDF(312 KB) IEEE CNF

Rights and Permissions